杭州矽力杰筆試_第1頁
杭州矽力杰筆試_第2頁
杭州矽力杰筆試_第3頁
杭州矽力杰筆試_第4頁
杭州矽力杰筆試_第5頁
已閱讀5頁,還剩8頁未讀 繼續免費閱讀

下載本文檔

版權說明:本文檔由用戶提供并上傳,收益歸屬內容提供方,若內容存在侵權,請進行舉報或認領

文檔簡介

1、latch -up”?Analog DesignDevice Knowledge1. p+/n- junction and p-/n+ junction, which has a higher breakdown voltage? Why? For a p+/n- junction having NA and ND, what is the approximate function of junctioncapacitance (C j) vs. reverse biased voltage (VR)?2. Draw the cross-section of a CMOS inverter.

2、Draw the parasitic structure on the cross- section. Describe ways to preventCircuit Analysis3. See the figure below.a. Draw the bode plot for this circuit.b. Estimate the systematic offset in this amplifier.c. Which is the positive input?RO1W/LM0OUT=C? What is the4. See the figure below.a. What is t

3、his circuit?b. Which input is the positive input?c. How much current flows in P2?d. If I=10uA, what is a good selection for the value of R?e. What is the Common Mode Input Range for this circuit?f.What is the Common Mode Output Range for this circuit?g. Assume the only capacitance is from OUT to GND

4、. Draw a Bode Plot.h. Assume no load. What is the maximum positive slew rate if C maximum negative slew rate?VCCP2P3N0OUTGNDP0 P110/110/1N1N210/1 M=2VCCOUTtime.ILVXVOUT1uHI12 vs.5. See the figure below.Assumea t time=0 inductor current is 0A. Draw inductor current, VX and VOUTvs.6. See the figure be

5、low.a. What is this circuit?b. What is the desired ratio R2/R1?c. How many stable points does this circuit have?d. Assume R1 and R2 have no Temperature Coefficient. Draw a graph of I in R Temperature.e. What is the minimum supply voltage necessary for this circuit to work properly?VOUT7.See the figu

6、re below.a.Write the gain equation of each circuit.b.Assuming V O=0 at time 0. Sketch VO(t) for the given input signal.VCCP0 10/1 10/1P18. Draw Buck Converter Circuit and key waveform, explain the basic operations at steady state.OtherMust Answer (Question 1-3)RtVBQuestion 1:Write the V/I relationsh

7、ip equations for resistor (R), capacitor (C), and inductor (L).Question 2:Given VB in Table 1, please calculate VC and VE. Assumptions: beta of NPN is infinity,P-N junction forward voltage drop is .+40VR210KVCQ1Beta = Infinity, P-N junction forward drop is 0.7VVCR210KVBVEVC0VQuestion 3:假設圖中理想放大器工作在深

8、度負反饋狀態,請計算下圖輸出端電壓(VOUT)For Test Engineer (Question 4-5)Question 4 :用 C 語言寫一個遞歸算法求 N!Question 5 :C語言題目a. 在 編譯環境下,下列類型變量需要占幾個字節內存:intfloat doublelongcharunsigned charb. 以下程序的輸出結果:#define ADD(x) (x)+(x)main()int a=4, b=6, c=7, d=ADD(a+b)*c;printf( “ d=%dn”,d);c.設 int a=7,b=9,t; 執行完表達式 t=(ab)?a:b; 后, t

9、的值是?d.設計一個排序函數,并同時獲得最大值,最小值,均方根。函數名、排序數列等自行定義。For AE Engineer (Question 6-8)Question 6:a. What is this circuit shown in the Figure?b. Please draw the waveforms for V2 for three cases (use the same scale):C1=open, R 3=1k;R3=open, C 1=1uF;R3=1k, C 1=1uF.0VtQuestion 7:Draw bode plots of V O/VI (gain an

10、d phase) for the circuit shown below. Please labelC1the proper pole/zero location.VOCase 2: R3=1KThe switching frequencyof the converterG-VSW).Question 8:Figure below shows a simple buck converter. is 1MHz.IOUTa. V IN=10V, V OUT=4V, I OUT=5A, what is the ON time of Q b. Draw waveforms of V SWa nd I L1 below (under the same time scale of VAssumption: I OUT=5A.For Layout Engineer (Question 9-12)Question 9:簡述 CMOS工藝流程。V IN =10VL1VSW VOUTQ21uHVGD2C2100uF面電路圖中有兩個MOSFET(AM and M B) 。假設每個

溫馨提示

  • 1. 本站所有資源如無特殊說明,都需要本地電腦安裝OFFICE2007和PDF閱讀器。圖紙軟件為CAD,CAXA,PROE,UG,SolidWorks等.壓縮文件請下載最新的WinRAR軟件解壓。
  • 2. 本站的文檔不包含任何第三方提供的附件圖紙等,如果需要附件,請聯系上傳者。文件的所有權益歸上傳用戶所有。
  • 3. 本站RAR壓縮包中若帶圖紙,網頁內容里面會有圖紙預覽,若沒有圖紙預覽就沒有圖紙。
  • 4. 未經權益所有人同意不得將文件中的內容挪作商業或盈利用途。
  • 5. 人人文庫網僅提供信息存儲空間,僅對用戶上傳內容的表現方式做保護處理,對用戶上傳分享的文檔內容本身不做任何修改或編輯,并不能對任何下載內容負責。
  • 6. 下載文件中如有侵權或不適當內容,請與我們聯系,我們立即糾正。
  • 7. 本站不保證下載資源的準確性、安全性和完整性, 同時也不承擔用戶因使用這些下載資源對自己和他人造成任何形式的傷害或損失。

評論

0/150

提交評論