
下載本文檔
版權說明:本文檔由用戶提供并上傳,收益歸屬內容提供方,若內容存在侵權,請進行舉報或認領
文檔簡介
1、lattice latticeecp3 pcie橋接解決方案the latticeecp3 (economy plus third generation) family of devices is optimized to deliver high perfor-mance features such as an enhanced architecture, high speed serdes and high speed source synchronous interfaces in an economical fpga fabric. this combination is achiev
2、ed through advances in device architecture and the use of 65nm technology making the devices suitable for high-volume, high-speed, low-cost applications. the latticeecp3 device family expands look-up-table (lut) capacity to 149k logic elements and supports up to 586 user i/os. the latticeecp3 device
3、 family also offers up to 320 18x18 multipliers and a wide range of parallel i/o standards. the latticeecp3 fpga fabric is optimized with high performance and low cost in mind. the latticeecp3 devices utilize reconfigurable sram logic technology and provide popular building blocks such as lut-based
4、logic, distrib-uted and embedded memory, phase locked loops (plls), delay locked loops (dlls), pre-engineered source synchronous i/o support, enhanced sysdsp slices and advanced configuration support, including encryption and dual-boot capabilities. the pre-engineered source synchronous logic implem
5、ented in the latticeecp3 device family supports a broad range of interface standards, including ddr3, xgmii and 7:1 lvds. the latticeecp3 device family also features high speed serdes with dedicated pcs functions. high jitter toler-ance and low transmit jitter allow the serdes plus pcs blocks to be
6、configured to support an array of popular data protocols including pci express, smpte, ethernet (xaui, gbe, and sgmii) and cpri. transmit pre-empha-sis and receive equalization settings make the serdes suitable for transmission and reception over various forms of media. the latticeecp3 devices also
7、provide flexible, reliable and secure configuration options, such as dual-boot capa-bility, bit-stream encryption, and transfr field upgrade features. the lattice diamond and isplever design software allows large complex designs to be efficiently imple-mented using the latticeecp3 fpga family. synth
8、esis library support for latticeecp3 is available for popular logic synthesis tools. diamond and isplever tools use the synthesis tool output along with the constraints from its floor planning tools to place and route the design in the latticeecp3 device. the tools extract the timing from the routin
9、g and back-annotate it into the design for timing verification. lattice provides many pre-engineered ip (intellectual property) modules for the latticeecp3 family. by using these configurable soft core ips as standardized blocks, designers are free to concentrate on the unique aspects of their desig
10、n, increasing their productivity.latticeecp3器件主要特性:higher logic density for increased system integration17k to 149k luts116 to 586 i/osembedded serdes150 mbps to 3.2 gbps for generic 8b10b, 10-bit serdes, and 8-bit serdes modesdata rates 230 mbps to 3.2 gbps per channel for all other protocolsup to
11、16 channels per device: pci express, sonet/sdh, ethernet (1gbe, sgmii, xaui), cpri, smpte 3g and serial rapidiosysdsp fully cascadable slice architecture12 to 160 slices for high performance multiply and accumulate&8226owerful 54-bit alu operationstime division multiplexing mac sharingrounding and t
12、runcationeach slice supportsflexible memory resourcesup to 6.85mbits sysmem embedded block ram (ebr)36k to 303k bits distributed ramsysclock analog plls and dllstwo dlls and up to ten plls per devicepre-engineered source synchronous i/oddr registers in i/o cellsdedicated read/write levelling functio
13、nalitydedicated gearing logicsource synchronous standards supportdedicated ddr/ddr2/ddr3 memory with dqs supportoptional inter-symbol interference (isi) correction on outputsprogrammable sysi/o buffer supports wide range of interfaceson-chip terminationoptional equalization filter on inputslvttl and
14、 lv 33/25/18/15/12sstl 33/25/18/15 i, iihstl15 i and hstl18 i, ii&8226ci and differential hstl, sstllvds, bus-lvds, lvpecl, rsds, mlvdsflexible device configurationdedicated bank for configuration i/osspi boot flash interfacedual-boot images supportedslave spitransfr i/o for simple field updatessoft e
溫馨提示
- 1. 本站所有資源如無特殊說明,都需要本地電腦安裝OFFICE2007和PDF閱讀器。圖紙軟件為CAD,CAXA,PROE,UG,SolidWorks等.壓縮文件請下載最新的WinRAR軟件解壓。
- 2. 本站的文檔不包含任何第三方提供的附件圖紙等,如果需要附件,請聯系上傳者。文件的所有權益歸上傳用戶所有。
- 3. 本站RAR壓縮包中若帶圖紙,網頁內容里面會有圖紙預覽,若沒有圖紙預覽就沒有圖紙。
- 4. 未經權益所有人同意不得將文件中的內容挪作商業或盈利用途。
- 5. 人人文庫網僅提供信息存儲空間,僅對用戶上傳內容的表現方式做保護處理,對用戶上傳分享的文檔內容本身不做任何修改或編輯,并不能對任何下載內容負責。
- 6. 下載文件中如有侵權或不適當內容,請與我們聯系,我們立即糾正。
- 7. 本站不保證下載資源的準確性、安全性和完整性, 同時也不承擔用戶因使用這些下載資源對自己和他人造成任何形式的傷害或損失。
最新文檔
- 2025年銀行從業個人理財初級考試試卷:個人投資心理與行為分析
- 大學英語B級2025年統考綜合能力測試卷:寫作思路與評分標準
- A-Level化學(A2)2024-2025年有機合成與分析化學深度學習試題
- 醫學檢驗課件
- 高三數學一輪復習第十章統計與成對數據的統計分析第一課時隨機抽樣、統計圖表學案-學案下載
- 2025年杭州市拱墅區三年級上學期英語聽力與閱讀理解能力測評卷
- 【《變電所總體分析計算案例》1500字】
- 2025年社區服務管理師職業技能認證模擬試卷(社區服務規劃與實施)-社區服務項目融資方案設計
- 高中地理選修六環境問題案例分析2025年春季學期模擬試題匯編
- 2025年托福口語獨立任務1-專項訓練卷技巧講解及高頻考點
- 古詩詞誦讀《客至》課件+2023-2024學年統編版高中語文選擇性必修下冊
- 中考模擬考試實施方案
- 上海市地方標準《辦公樓物業管理服務規范》
- (部編版)統編版小學語文教材目錄(一至六年級上冊下冊齊全)
- 四川省南充市2023-2024學年六年級下學期期末英語試卷
- 物理-陜西省2025屆高三金太陽9月聯考(金太陽25-37C)試題和答案
- 智能化完整系統工程竣工驗收資料標準模板
- 《當呼吸化為空氣》讀書分享
- 廣東省江門市語文小升初試卷與參考答案(2024-2025學年)
- 閥體結構優化設計提升截止閥可靠性
- 八年級歷史下冊 第五單元 第15課《鋼鐵長城》教案 新人教版
評論
0/150
提交評論